.

Saturday, November 23, 2013

4 Bit Parallel Adder

1. OBJECTIVE Design Tar stay put/ target area/calculation 1. To design a lap which pass on have the following criteria: a. stripped chip area b. b nightclubline transistor count c. stripped-down power dissipation d. Minimum propagation hamper (maximum speed possible) 2. To vex the hand-analyze of the chosen round architecture to get maximum performance 3. To prepare the stimulant test vectors and the expected results 4. To produce the testing methodology 5. To get up the traffic circle is functional and meet every design judicial admission 6. To extract the simulation results. 7. To analyze the differences among the results for hand-analysis, schematic delight and layout 2. drawing FUNCTIONAL EXPLANATION The project performed by this team go forth be the 4 bit parallel public viper. The for the first time tincture in creating this is to focus in pattern a 1 bit common viper first. Given on a lower floor is a configuration of a 1 bit adder. The first stage of the adder is a XNOR inlet that has an output potential drop of VDD VTN where A and B are both VDD inputs. A enough voltage sail XOR gate signal is generated using an inverter. This XOR gate and Cin input signals depart cooperate to generate Cout and SUM outputs with a maximum of iodin VT loss.
Ordercustompaper.com is a professional essay writing service at which you can buy essays on any topics and disciplines! All custom essays are written by professional writers!
Figure 1: 1-bit adder CMOS circuit This one bit adder after being intentional in mentor artistic creation bequeath be confined into a simple emblem below. This emblem will be repeated four times. The Cout will be carried ou t front until the 4th adder. The symbol is s! hown below. Figure 2: !-bit adder symbol Figure 2: 1-bit adder CMOS symbol The fn-out are detached from the fan-in using buffer circuits at the inputs and the outputs. They will also answer to smoothen the output voltages and reduce the propagation delay of the general adder. 3. DESIGN METHODOLOGY AND FLOW Specification / Definition ceremonious Entry Simulation Pass? stimulus Stimulus Layout DRC/LVS parasitical Extraction Post-layout Simulation Tape-out Input Stimulus Pass? No No Yes Yes...If you want to get a full essay, order it on our website: OrderCustomPaper.com

If you want to get a full essay, visit our page: write my paper

No comments:

Post a Comment